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ABSTRACT
Efficient implementations of HPC applications for parallel archi-
tectures generally rely on external software packages (e.g., BLAS,
LAPACK, CUDNN). While these libraries provide highly optimized
routines for certain characteristics of inputs (e.g., square matrices),
they generally do not retain optimal performance across the wide
range of problems encountered in practice. In this paper, we present
an input-aware auto-tuning framework for matrix multiplications
and convolutions, ISAAC, which uses predictive modeling tech-
niques to drive highly parameterized PTX code templates towards
not only hardware-, but also application-specific kernels. Numeri-
cal experiments on the NVIDIA Maxwell and Pascal architectures
show up to 3x performance gains over both cuBLAS and cuDNN
after only a few hours of auto-tuning.
1 INTRODUCTION
The growing adoption of many-core devices across HPC applica-
tions has rendered on-node performance perhaps more important
than ever. However, while many practitioners have effectively been
able to offload the execution of compute- or data-intensive tasks to
local accelerators, the wide variety of applications and architectures
available on the market has made it increasingly challenging to
write code whose performance is portable.
In order to develop efficient application code for these diverse archi-
tectures, many developers have relied, directly or through external
libraries, on automatic source code tuning (auto-tuning). There, the
performance-critical portions (kernels) of the application code are
parameterized, and those parameters optimized for the architecture
– and inputs – of interest [5, 21]. The wide adoption of this tech-
nique in fields like Linear Algebra [15, 18, 19] andMachine Learning
[2, 20] has given rise to a plethora of hardware-oblivious software
libraries capable of efficiently adapting virtually any underlying
memory hierarchies and/or multi-threading schemes.
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The resulting performance gains have nonetheless remained highly
input1-sensitive, often lacking portability across the wide range of
problem characteristics encountered in practice; it is for instance
common for Basic Linear Algebra Subroutines (BLAS) to be used
for computations involving input matrices of certain aspect ratios
beyond those for which the implementation was optimized (usually
square or highly rectangular).
Figure 1: Overview of ISAAC
This paper aims at offering a new perspective on automatic perfor-
mance tuning.We present a system, ISAAC, which does not produce
a fixed set of tuning parameters per se, but rather a function that
maps input characteristics to such parameters. We show that this
function can be automatically learned from empirical benchmarking
data using standard machine learning techniques (i.e., multi-layer
perceptron), and propose a simple statistical method to speed-up
the synthesis of a proper training dataset. An important addition
of our framework is the use of a relatively low-level intermediate
1By input we refer to the characteristics (matrix dimensions, transposition layout,
data-type, etc.) of the input in question rather than the data itself.
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language (i.e., NVIDIA PTX), as opposed to higher-level alterna-
tives typically used in similar systems (i.e., C, CUDA or OpenCL).
While this is not strictly necessary and restricts our numerical
experiments to NVIDIA GPUs only, this strategic choice leads to
(1) better code generation, (2) faster compilation, and (3) more ac-
curate performance models (due to simpler instruction selection
heuristics).
Our system is composed of four major components (see Figure 1),
each of which will be described in a separate section of this paper:
Section 3 describes the design and implementation of efficient code
generation/parameterization techniques for matrix multiplication
(GEMM) and convolution (CONV). Section 4 defines the process
by which we generate training data for the input-aware predictive
model presented in Section 5. Section 6 shows how this model may
be used at runtime to quickly infer globally optimal kernels given
any input configuration. Section 7 provides a numerical evaluation
of our system on various practical problems, and shows substantial
performance gains over both cuBLAS and cuDNN (up to 3x), which
we analyze in Section 8. Finally, Section 9 provides concluding
remarks and directions for future work. Prior to diving into the
details of our system, Section 2 provides insights on existing related
work.
2 RELATEDWORK
Automatic performance tuning is a well established technique that
has been effectively leveraged in a wide range of core HPC libraries
(e.g., FFTW [4], SPIRAL [13], ATLAS [19] and OSKI [17]). Despite
their obvious merits, these projects largely focus on delivering
portable performance across architectures (ISA, memory hierar-
chies ...) rather than input properties (matrix sizes, sparsity patterns
...). This mismatch can result in the inefficient use of available hard-
ware resources, ultimately leading to sub-optimal performance
and/or energy efficiency.
Input-aware auto-tuning arose recently [10] as a way to solve this
issue, and has been since then applied to a variety of problems
including poly-algorithmic selection [3], OpenACC loops optimiza-
tion [11], and general-purpose GPU compilers [12, 14]. This surge
of interest is encouraging, but has yet to win over an industry dom-
inated by manual heuristics. It is indeed common for high-budget
vendor libraries (e.g., MKL, cuBLAS) to engineer a set of several
highly-optimized assembly kernels, and handcraft heuristics for
runtime kernel selection. In addition to being expensive and time-
consuming, this process can create portions of the input-space
where the performance is poorly optimized – if at all. Our work,
on the other hand, depicts a fully automated approach that not
only fills such “performance holes”, but also equals vendor libraries
where they perform best (e.g., LINPACK).
3 KERNEL GENERATION
In this section, we present the programming model underlying our
forthcoming analysis, as well as the design and implementation of
flexible source code parameterization techniques for GEMM and
Figure 2: Programming model for our kernel generator
CONV. We introduce a set of reduction splitting parameters that im-
proves our system’s performance for deep reductions that may arise
in, for instance, covariance matrices computations. This technique
– which is commonly found in communication-avoiding distributed
algorithms for GEMM [1] – is to our knowledge too often over-
looked by automatically tuned on-node software libraries.
3.1 Programming Model
Fig. 2 shows the programming model assumed by our framework.
This model has been adopted by many programming languages for
multi/many-core devices, including PTX, CUDA andOpenCL.
Threads are arranged into a grid of 1-, 2- or 3-D blocks, where
they may communicate using either synchronization barriers or
shared memory. Communication between blocks is however only
possible upon kernel completion through the use of global memory
– typically GDDR or HBM.
Each individual thread and block can be globally identified, thereby
allowing different program instances to execute a given algorithm
on different tiles of input data. The core idea behind auto-tuning
frameworks is to parameterize the shape of these tiles, hence vary-
ing the amount of computation and resources used by each thread-
/block, ultimately fitting the underlying memory hierarchy and
hardware threading mechanisms.
3.2 Matrix Multiplication
We now describe an input- and hardware- portable kernel parame-
terization for the matrix multiplication problem:
C = AB C ∈ CM×N , A ∈ CM×K , B ∈ CK×N
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Figure 3: Flexible parameterization of matrix multiplication.
Input and tuning parameters are respectively shown in red and blue.
Since this algorithm can be compute-bound for certain values of
(M,N ,K), achieving high-performance requires efficient data-reuse
and latency hiding. The former can be obtained via tiling and
prefetching, while the latter necessitates thread level parallelism
(TLP) and/or instruction level parallelism (ILP).
For GPUs, TLP is implemented in hardware using a runtime sched-
uler: whenever a thread is stalled due to e.g., unfinished data trans-
fers, another thread takes over the compute resources and execute
another independent stream of instructions. This process actually
happens at a granularity of 32 threads (i.e., a “warp”) for NVIDIA
hardware.
On the other hand, ILP is mostly handled in software. For the sake
of energy efficiency, modern accelerators indeed outsource depen-
dencies analysis to their respective Instruction Set Architectures
(ISA): assembly programs are now often required to specify stall
counts along with op-codes and operands.
It is crucial to note that all these optimization techniques exhibit
trade-offs with one another. Large tile sizes, for instance, promote
data-reuse but require more hardware resources, potentially under-
mining TLP. On the other hand, if tiles are too small, independent
instructions will become rare and opportunities for ILP will be
reduced. This implies that, when the tiling factor along one direc-
tion is constrained to be “small“ (due to the shape of the input
matrices), it becomes necessary to mindfully increase tiling along
another dimension to compensate. What it means for a tile to be
“small“ or “large“, however, is a hidden property of the underlying
hardware – that even experts rarely fully understand. It should be
clear, now, that optimal tile sizes depend not only on the target
micro-architecture but also on user-provided input parameters not
necessarily known in advance.
Figure 3 describes an algorithmic parameterization able to adjust
these factors over a wide range of potential hardware architectures
and input matrices. Each thread (resp. block) computes a tile of
MS × NS (resp. ML × NL) elements of C . In order maximize data-
reuse, each work-group prefetches, into shared memory,ML ×U
elements from A andU × NL elements from B. These tiles can be
transposed in-place if necessary. The actual computations are then
performed in a fully unrolled fashion – thereby producing a K/U
dependent stream of MS .NS .U multiply-accumulate instructions
each. BecauseMS and/or NS may be constrained to be very small in
practice, it can become necesarry to create additional independent
arithmetic instructions by splitting the computations along the
reduction axis K , and accumulate the resulting partial results in
a separate step. We therefore introduce three parameters KS , KL
and KG to split the reductions within respectively each thread,
block and grid. Accumulation may then be performed using either
registers addition, shared reductions or global atomics.
A common concern for practitioners is the handling of cases where
M (or N ) is not a multiples ofML (or NL). Fortunately, the use of
predicated instructions in PTX makes it possible to perform bounds
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checking much more efficiently than with input padding. We will
come back to this later.
3.3 Multi-Channel Convolution
We now consider the following convolution algorithm:
Ok, :, :,n =
C∑
c=0
Ic, :, :,n ⋆ Fc, :, :,k (1)
Where
O ∈ RK×P×Q×N
I ∈ RC×H×W ×N
F ∈ RC×R×S×K
This operation is a useful generalization of the usual 2D convolution
operator⋆: instead of convolving a single image with a single filter,
it convolves a set of C different images with C different filters and
and returns the sum of all the resulting matrices. This process is
repeated for N sets of images and K sets of filters.
Due to the rise of Deep Learning over the past few years, this al-
gorithm has become a bottleneck in many industrial and academic
applications – each operating on its own specific input domain.
This has created a strong demand for input-aware peak perfor-
mance that even the most popular frameworks fail to fully satisfy.
It is indeed common for convolution libraries (e.g., cuDNN) to pro-
vide relatively poor performance on signal processing applications
where (1) degenerates to ⋆ – that is N = C = K = 1 – or even
certain standard benchmarks (e.g., DeepBench).
Since every element Ok,p,q,n of the resulting tensor is the inner
product of CRS element from I and F , it is possible to reformulate
multi-channel convolutions as implicit matrix-multiplication prob-
lems: tiles loaded from I and F are scrambled while being stored
to shared memory, using an indirection table in order to alleviate
integer arithmetics in the algorithm’s inner loop.
It follows that we can use a parameterization similar to that exposed
in Figure 3, except that tiling is performed across five dimensions
(K, P, Q, N, C) rather than three. Each thread (resp. block) computes
a tile of KS ×PS ×QS ×NS (resp. KL ×PL ×QL ×NL ) elements ofO .
For the sake of data-reuse, each work-group prefetches, into shared
memory, NL × PL ×QL ×U elements from I and U × KL elements
from F . The offsets for these load operations are obtained using
the aforementioned indirection table. The actual computations are
then performed in a fully unrolled fashion, and the reduction along
C is split using three tunable parameters: CS ,CL and CG .
4 DATA GENERATION
Let X and Xˆ be respectively the space of legal and possible con-
figuration for the aforementioned parameterization schemes. This
distinction is necessary because some kernels can be properly com-
piled but not safely executed on the target device, due to the ex-
cessive usage of hardware resources such as shared memory or
registers. For the GEMM algorithm described above, there are 10
tuning parameters and 6 input parameters – 3 shapes, 1 data-type
and 2 transposition layouts – so X ⊂ Xˆ ⊂ N16.
Input-aware auto-tuning works by building a device-specific re-
gression model R for the performance of any combination of legal
input and tuning parameters x ∈ X. At runtime, the set of input
parameters is fixed by the user, and R can be optimized over tuning
parameters only.
While R could technically be analytically approximated using deep
expert knowledge, doing so could reduce its portability – let alone
performance portability – across alternative and future micro-
architectures. In this paper, we propose to learn R automatically
from a large amount of benchmarking data obtained via the follow-
ing statistical process.
4.1 Generative Modeling
Formally speaking, the goal of the data generation step is to produce
a set of pairs (x,y), where x ∈ X, and y ∈ R is a performance
measurement (e.g., FLOPS, Joules, FLOPS/W...) of the kernel induced
by x on the target hardware. When the number of parameters is
small enough and the underlying resource constraints are known in
advance, X can be pre-computed, in which case random parameter
values can be trivially obtained via uniform sampling.
On the other hand, when only Xˆ is explicitly known, uniform
sampling can be extremely wasteful (For GEMM, more than 99.9%
of the resulting samples are illegal). A more tractable solution is to
build a generative model G able to sample directly from the latent
space of legal configurations X. It is easy to imagine scenarios
where G would be defined by a complex graphical model, but this
would require a thorough analysis that is beyond the scope of this
paper. Instead, our framework uses a naive technique which is
simple to understand yet significantly more efficient than uniform
sampling.
Our generative model treats x as a random vector whose compo-
nents xi are independent categorical variables. In other words, we
assume:
p(x ∈ X) = p(x0)p(x1) · · ·p(xN )
The probability distribution of each parameter xi can be approxi-
mated empirically, as the proportion of accepted values after a short
period of uniform sampling. For instance, assuming that x1 = MS
may only take four values – say, 1, 2, 4, 8 – which respectively ap-
pear 5, 20, 25 and 50 times out of 100 uniformly sampled valid
configurations, our framework assigns:
p(x1 = 1) = .05 p(x1 = 2) = .2
p(x1 = 4) = .25 p(x1 = 8) = .5
Because we never really want any such probability to be exactly
zero, we initialize each such count at a value α > 0 (our imple-
mentation uses α = 100). Formally speaking, this corresponds to
assuming a Dirichlet prior distribution on xi .
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Figure 4: A Multi-Layer Perceptron
4.2 Performance
Table 1 shows the proportion of invalid configuration generated by
the above samplingmethod as compared to naive, uniform sampling,
when each parameter is constrained to be a power of two between
1 and 16.
Categorical Uniform
GEMM 20% 0.1%
CONV 15% 0.1%
Table 1: Proportion of samples accepted by our categorical
generative model vs uniform sampling
We see that this model, although simplistic, offers large performance
improvements over uniform sampling, reducing the amount of bad
samples by more than two orders of magnitude. Using this method,
we were able to benchmark 50,000 valid different kernels in less
than two hours.
Again, we emphasize that this model is only meaningful when X
cannot be pre-computed.
5 REGRESSION ANALYSIS
Once a sufficient amount of training data X has been gathered
using the above sampling method, our system builds a predictive
model for the performance of any parameter vector x ∈ X. This is
known as regression analysis.
We evaluated multiple potential solutions before opting for a multi-
layer perceptron (MLP), as it (1) scales best with large datasets
(given enough time and resources, our dataset can be made arbitrar-
ily large) and (2) naturally handles common nonlinearities found in
performance modeling such as maximums and minimums.
Furthermore, since MLP involving small feature vectors (around 20
in our case) rely on highly rectangular matrix computations, our
system could itself be bootstrapped to make its own auto-tuning
procedure more efficient.
5.1 Multi-Layer Perceptron
Fig. 4 shows the architecture of a basic MLP. The mapping from x
to y is organized in multiple layers of nonlinearly-activating nodes.
Successive layers are fully connected, meaning that each node i in
one layer Ln connects to each node j in the following layer Ln+1
with a trainable weight (Wn )i, j .
In other words, y can be computed from x using the following
algorithm:
Algorithm 1: Forward Propagation
Input:WeightsW0,W1, · · · ,WL−1 ; Features x.
Output: Performance prediction yˆ
a−1 = x;
for n ← 0 to L − 1 do
zn =Wnan−1;
an = fn (zn )
end
yˆ = aL−1
Where fi is a non-linear activation shared by all the neurons in layer
n. We emphasize that, under this model, multiplicative relationships
between different elements of an cannot be easily modeled. We will
come back to this later.
The parameters Wi are chosen so as to minimize a given loss∑
x L(yˆ(x),y(x)) on the predicted output. For regression analysis,
it is desired that the predictions yˆ(x) be noisy estimates of the true
outputs y(x), leading to the mean square error (MSE) loss function
(when the noise is Gaussian). Since L is always chosen to be differ-
entiable, this minimization can be carried out using e.g., Stochastic
Gradient Descent.
5.2 Implementation details
Before explaining the details of our MLP implementation (hyperpa-
rameters, feature transformation, non-linearities), it can be useful
to review the existing literature about GPU performance model-
ing. A comprehensive review of analytical performance models for
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compute-bound GPU kernels was offered by Volkov in his doctoral
dissertation [16].
A common strategy for estimating the average arithmetic and
memory throughput (in instructions/cycles) of the target kernel K
is:
tarith(n) = max
( alu_latency
n
, alu_throughput
)
tmem(n) = max
(mem_latency
n
,mem_throughput
)
(2)
Where n is the mean occupancy (in warps per multi-processor),
and alu_throughput, mem_throughput are underlying hardware
characteristics.
The total execution time t(n) of K is then:
t(n) = max(tarith(n)iarith, tmem(n)imem) (3)
Where iarith and imem are respectively the number of arithmetic
and memory instructions in K.
The entire premise of our approach is that all the quantities in-
volved in these computations depend – more or less strongly – on
the relationship between hidden hardware features (e.g., number
of ALU, memory bandwidth, maximum throughput, banking struc-
tures) and known input/tuning parameters (e.g., tensor shapes, tile
sizes). A successful MLP should (implicitly) learn not only these
relationships but also the corresponding hidden variables.
As suggested by (2) and (3), it is expected that the relationships
between all these variables include multiplications, divisions and
maximums. Because, as mentioned previously, neural networks are
not naturally designed to handle multiplications between different
features, setting a−1 = log(x) greatly improved the performance of
our system. Furthermore, choosing the rectified linear unit (relu)
activation function fi (zi ) = max(0, zi ) seems appropriate to handle
maximums.
It may seem at first sight that deeper and wider MLPs would lead
to higher runtime latency. However, research on neural networks
inference tends to show that it is preferrable to train larger networks
even if it means pruning or binarizing them afterwards [6].
5.3 Accuracy
A common criticism of neural networks is that they are hard to
engineer, hence this section attempts to provide insights on how
good MLP architectures may be designed for our problem, as well
as intuition regarding the amount of training data necessary to
achieve good performance. We used matrix multiplication for our
analysis, but the same qualitative behavior was observed in convo-
lutions.
Table 2 shows the cross-validation MSE of several MLP architec-
tures, as measured on a fixed set of 10, 000 data-points separate
from the 200, 000 samples used for training. Unsurprisingly, deeper
networks seem to perform much better than shallower one (given
a fixed amount of parameters). The accuracy of the network can be
adjusted by adding (moderately wider) layers, at the cost of longer
training and higher runtime latency. We emphasize the importance
of the logarithmic feature transformation exposed in the previous
subsection, without which our system would converge to much
worse solutions – if at all.
Hidden layer sizes #weights MSE (no log)
64 1k 0.17 (1.2)
512 10k 0.13 (1.0)
32, 64, 32 5k 0.088 (0.80)
64, 128, 64 17k 0.08 (0.75)
32, 64, 128, 64, 32 21k 0.073 (-)
64, 128, 256, 128, 64 83k 0.067 (-)
64, 128, 192, 256, 192, 128, 64 163k 0.062 (-)
Table 2: Cross-validation MSE for various MLP
architectures
Figure 5 shows the evolution of our most accurate MLP’s accuracy
as the amount of training data available grows. As expected, col-
lecting more data does not seem to provide much benefits beyond
a certain point (150,000 samples for GEMM, or ∼ 6 hours of data
collection).
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Figure 5: Cross-validation MSE for various data-set sizes
6 RUNTIME KERNEL INFERENCE
At this point, we possess a trained regression model that can predict
the performance of any combination of input and tuning parameters.
This model can be evaluated very quickly, in parallel, and with
constant latency. This differs from actual kernel executions on a
GPU, which may be slow, lock the device or even time-out when
very inefficient kernels meet large problems.
At runtime, the input parameters are provided by the user and
fixed. Our model can be optimized over the remaining (i.e., tun-
ing) parameters. Any discrete optimization method (e.g., simulated
annealing, genetic algorithm, exhaustive search) may be used for
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this purpose. In this paper, we have opted for an exhaustive search,
as it has several attractive properties when the number of tuning
parameters is low enough:
• It is guaranteed to find the global optimum within the specified
search range.
• The search is highly parallelizable. Up to a million different
configurations per second can be evaluated – and potentially
more, shall our system be bootstrapped in the process.
• It is trivial to obtain the 100 (or more) fastest configurations for
our model, and re-evaluate them on the target GPU to smooth
out the inherent noise of our predictive model.
The cost of exhaustive runtime inference, while high – up to a few
seconds – is several orders of magnitude faster than running an
exhaustive search on the target hardware (which can take up to 10
hours).
The resulting predictionsmay be used directly in applicationswhere
this latency would be negligible (e.g., Deep Learning), cached on
the filesystem, or even used as a kernel generation backend for
low-latency libraries such as cuBLAS or cuDNN.
7 NUMERICAL EXPERIMENTS
This section explores the performance of ISAAC for various in-
put shapes, data-types and transposition layouts covering typical
problem dimensions found in industrial benchmarks (LINPACK),
scientific computing (LAPACK), deep learning (DeepBench) and
signal processing (Independent Component Analysis).
7.1 Hardware architectures
While the focus of this paper is set on input-awareness, it is impor-
tant that our framework be performance-portable across existing
and future micro-architectures, hence our numerical experiments
will be repeated on two distinct GPUs:
Maxwell Pascal
GPU GTX 980 TI Tesla P100 (PCIE)
Market Segment Consumer Server
Micro-architecture GM200 GP100
CUDA cores 2816 3584
Boost frequency 1075 MHz 1353 MHZ
Processing Power 5.8 TFLOPS 9.7 TFLOPS
Memory quantity 6 GB 16 GB
Memory Type GDDR5 HBM2
Memory Bandwidth 336 GB/S 732 GB/s
TDP 250W 250W
Table 3: Test platforms hardware
These two devices, though both designed by NVIDIA within a span
of two years, differ in many ways. First, the Tesla P100 offers much
more processing power than the GTX980 TI, as its higher power-
efficiency allows it to carry more CUDA cores running at a higher
frequency. Second, the P100 offers two times the bandwidth of the
GTX980 TI – and again, these gains stem from major technological
improvements. It is worth pointing out that HBM2 (large bus width,
low frequency) and GDDR5 (small bus width, high frequency) han-
dle memory transfers in a radically different way, to the point where
IO-bound code designed for GDDR5 is not guaranteed to perform
well with HBM2.
7.2 Experimental protocol
We compare our framework against cuBLAS 8.0 and cuDNN v6.0,
which are the latest versions available at the time this paper is
written. Despite a lot of research in automatic performance tuning,
these two libraries have remained the gold standard for Linear
Algebra and Deep Learning. Both libraries rely on handcrafted
heuristics for choosing among a set of statically optimized assembly
implementations.
The cuBLAS API exposes functionalities to manually call individual
kernels via the cublasGemmEx function, effectively allowing us to
bypass any existing heuristics. We use this feature (under the label
“Best Kernel“) to discriminate bad heuristical choices from missing
tiling schemes.
We use the flag IMPLICIT_PRECOMP_GEMM to force cuDNN to
use of the algorithm presented in Section 3, with a scratch space of
64MB that remains on the device throughout the entire duration of
our benchmark.
7.3 GEMM Performance
General Matrix Multiplication (GEMM) sits at the heart of High-
Performance Computing, and is crucial to many applications, in-
cluding supercomputer performance assessment, machine learning,
signal processing and scientific computing. In this section, we eval-
uate our proposed framework on a set of input configurations (see
Table 4) that we believe are representative of its practical usage.
7.3.1 GTX 980 TI
The results of our benchmarks are shown in Figure 6.
LINPACK
Our system rivals cuBLAS’s assembly kernels for large, square
matrices (a case the library is specifically optimized for, due to its
importance in performance assesment) and even outperforms it by
almost 25% when M=N=K=512.
DeepBench (Forward)
The benefits of input-aware auto-tuning become more apparent
for problems involving irregular input shapes. Our benchmark
shows 80% speed-ups on DeepBench for N = 16 (here we show
M = N = 2560, but our results hold as long asM,N are big enough
to make GPU execution meaningful). These gains vanish as the
batch size approaches tiling factors provided explicitly by cuBLAS
(NL ∈ {64, 128}). It should be nonetheless noted that large batch
sizes are rarely used in practice due to bad convergence properties
[7].
SC17, November 12–17, 2017, Denver, CO, USA Philippe Tillet and David Cox
M N K A-T B-T Description
LINPACK
512 512 512 No Yes Square case
1024 1024 1024 No Yes Square case
2048 2048 2048 No Yes Square case
DeepBench
2560 16 2560 {No, Yes} No {Forw/Back} Propagation
2560 32 2560 {No, Yes} No {Forw/Back} Propagation
2560 64 2560 {No, Yes} No {Forw/Back} Propagation
2560 128 2560 {No, Yes} No {Forw/Back} Propagation
Independent component analysis (ICA)
32 32 60000 No Yes 32-channels
64 64 60000 No Yes 64-channels
256 256 60000 No Yes 256-channels
LAPACK (Blocked SVD – block-size 32 [9])
4096 4096 32 No Yes Iteration 0
3456 3456 32 No Yes Iteration 64
896 896 32 No Yes Iteration 100
Table 4: Tasks considered for the evaluation of ISAAC on
GEMM. The column ’A-T’ (resp. ’B-T’) is marked as ’Yes’ if A
(resp. B) is transposed, and ’No’ otherwise.
512 102
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8 16 32 64 128 16 32 64 128 16 64 256 896 204
8
409
6
0
1
2
3
4
5
TF
LO
PS
Square
M=N=K
DeepBench [F] 
M=K=1760
N
DeepBench [B] 
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K=32
M=N
ISAAC
cuBLAS v9.0
Figure 6: SGEMM performance on the GTX 980 TI
We note poor heuristical kernel selection for cuBLAS when N ∈
{32, 64}. Further investigation revealed that it was due to poor
handling of reduction-splitting in the library’s heuristics.
DeepBench (Backward)
We found reduction splitting (KL > 1, KG > 1) to be even more
necessary for achieving good performance on DeepBench’s back-
propagation problems. This is due to unfavorable access patterns
which requires both A and B to be internally transposed in shared
memory prior to any computation. The latency of these transpo-
sitions can be hidden by using more warps, which is the exact
purpose of reduction-splitting. All things considered, our frame-
work outperforms cuBLAS’s best kernel by 65% when N = 16 and
by 35% when N = 128.
ICA
It is known that cuBLAS implements some form of global reduction
splitting (KG > 1) to handle cases where K is large and M .N is
small. There seems to be several instances in which the library’s
heuristics fail to properly leverage this feature, resulting in drastic
slow-downs (over an order of magnitude) in our ICA benchmarks.
Even after bypassing kernel selection, cuBLAS remains 10% slower
than ISAAC, which is attributed to cuBLAS not implementing reduc-
tion splitting within streaming multi-processors (KL > 1).
LAPACK
Minor performance gains (10%) are observed for packed outer-
products commonly found in blocked linear algebra algorithms
(e.g., householder bi-diagonalization in SVD).
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Figure 7: SGEMM performance on the Tesla P100
7.3.2 Tesla P100
Single Precision
Figure 6 showed that cuBLAS achieves more than 90% of Maxwell’s
peak performance on large, square matrices. This efficiency does
not seem to carry over to Pascal, as cuBLAS saturates at 85% of
the P100’s peak performance. On the other hand, our system’s
efficiency is constant (85%), leading to performance parity with
cuBLAS in our most pessimistic benchmarks. The automation in-
herent to our approach also allows for shorter development cycles –
the tuning procedure only takes a few hours – which could facilitate
the deployment of software updates following the release of a new
architecture.
The performance gains of ISAAC over cuBLAS’s best kernel remain
otherwise consistent with those observed in the previous subsec-
tion, reaching 25% on LINPACK, 80% on DeepBench, 5% on ICA and
30% on LAPACK. The heuristics used by cuBLAS seems to retained
the same deficienies as for Maxwell.
Half/Double Precision
Our numerical experiments would be incomplete without a proper
account of ISAAC’s half and double precision performance, as the
usage of single precision arithmetics is discouraged in both Deep
Input-Aware Auto-Tuning of Compute-Bound HPC Kernels SC17, November 12–17, 2017, Denver, CO, USA
512102
4
204
8 512102
4
204
8 16 32 64 128 16 32 64 128 16 64 256 896204
8
409
6
0
2
4
6
8
10
12
14
TF
LO
PS
LinPack
[Float64]
M=N=K
LinPack
[Float16]
M=N=K
DeepBench [F] 
 M=K=2560 
 [Float16]
N
DeepBench [B] 
 M=K=2560 
 [Float16]
N
ICA 
 K=60000 
 [Float64]
M=N
Blocked SVD 
 K=32 
 [Float64]
M=N
ISAAC
cuBLAS (Heuristics)
cuBLAS (Best Kernel)
Figure 8: H/DGEMM performance on the Tesla P100
Learning (where half precision is sufficient) and Scientific Comput-
ing (where double precision is necessary). Fortunately, our approach
is not bound to any particular data-type, hence we re-evaluate
GEMM in half and double precision on the Tesla P100, which pro-
vides respectively 0.5x and 2x single precision peak performance
for these cases. Half precision is used for DeepBench and LINPACK;
double precision is used for the rest.
As shown in figure 8, our framework retains significant perfor-
mance gains over cuBLAS in double precision, averaging 5% on
LINPACK, 40% on ICA and 15% on LAPACK.
A major advantage of our framework is its ability to generate many
different kernels at a very low cost. This inherent flexibility trans-
lates into tremendous performance gains in cases where adding
support for new tiling schemes and/or specialized instructions is
cumbersome, and apparently not implemented in cuBLAS. As a
result, ISAAC is able to leverage the “fp16x2“ instructions across
the entire input-space, resulting in 2.5-3x speedups over cuBLAS
on DeepBench. The near-optimal half-precision performance of
NVIDIA’s library on LINPACK underlines the existence of a limited
set of NVIDIA kernels implementing this feature.
7.4 CONV Performance
The rise of Deep Learning over the last 5 years [8] has made fast
convolution routines not only desirable but also necessary to the
rapid evolution of the field as a whole. CuDNN offers state-of-the-
art performance for this algorithm, and is used in all major Deep
Learning Frameworks (e.g., Tensorflow, Theano, Pytorch...).
In this section, we show that input-aware auto-tuning can be used
to produce compute kernels sometimes faster than cuDNN. The
network architectures considered in this section were extracted
from the DeepBench suite so as to span 6 different concrete appli-
cations.
The corresponding data shapes are shown in Table 5. Recall that
cuDNN treats (N, P, Q, K, C, R, S) convolutions as implicit (NPQ, K,
CRS) matrix multiplications.
N P Q K C R S NPQ CRS Name
DeepSpeech
16 79 341 32 1 5 20 431024 100 Conv1
16 38 166 32 32 5 10 100928 1600 Conv2
OCR
16 24 240 32 16 3 3 92160 144 Conv3
16 12 120 64 32 3 3 23040 288 Conv4
Face Recognition
8 54 54 64 64 3 3 23328 576 Conv5
8 27 27 128 128 3 3 5832 1152 Conv6
16 14 14 48 512 5 5 3136 12800 Conv7
16 7 7 128 832 5 5 784 20800 Conv8
Vision
8 112 112 128 64 3 3 100352 576 Conv9
8 56 56 256 128 3 3 25088 1152 Conv10
Speaker ID
16 128 39 174 64 5 5 79872 1600 Conv11
16 256 19 87 128 5 5 77824 3200 Conv12
ResNET
16 7 7 512 512 3 3 784 4608 Conv13
16 7 7 2048 1024 1 1 784 1024 Conv14
Table 5: Tasks considered for evaluating ISAAC on CONV
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7.4.1 GTX 980
The performance benefits of ISAAC (see Figure 9) are noticeable but
not as large as they were for GEMM. This is because cuDNNwas op-
timized from the ground up with both Maxwell and DeepBench-like
problems inmind (LargeNPQ, small K and intermediate CRS).
Nonetheless, we note substantial performance gains (1.5× to 2×)
over cuDNN for the deep reductions found in Conv7 and Conv8.
Note that cuDNN provides no public way of benchmarking individ-
ual kernels, hence it is difficult to saywhether these gains come from
poor heuristical choices or missing tiling configurations.
We also note appreciable speed-ups (∼ 10%) when NPQ is small and
the operation does not degenerate to direct matrix multiplication
(RS > 1, Conv13).
SC17, November 12–17, 2017, Denver, CO, USA Philippe Tillet and David Cox
7.4.2 Tesla P100
Figure 10 and 11 show the performance of ISAAC for single- and
half-precision convolutions, respectively. We observe large perfor-
mance gains (more than 5× for Conv8 and 70% for Conv13) that
we attribute to cuDNN’s heuristics and kernels being tailored to
Maxwell rather than Pascal.
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As forHCONV, ISAAC’s ability to easily supportmany tiling schemes
result in almost consistently faster half-precision convolution rou-
tines than cuDNN.
8 ANALYSIS
The encouraging results shown in Section 7 beg for a thorough
analysis of our system’s performance: How exactly are such speed-
ups achieved? What constitutes good parameter choices for our
kernel generator? Why is PTX necessary to obtain good perfor-
mance?
This section addresses these three questions, in order. We believe
that the resulting insights could help library developers enhance
existing software, like cuBLAS, which rely on a small set of statically
generated kernels.
8.1 DeepBench (Forward)
Our previous benchmarks showed that, even in the presence of
optimal kernel selection heuristics, cuBLAS could be up to 2x slower
than ISAAC in single-precision, and 3x in half-precision. In order
to explain why this is the case, this subsection provides a detailed
comparison of ISAAC and cuBLAS’s best kernel when (M, N, K) =
(2560, 32, 2560), for the Tesla P100.
The first thing to note is that this input configuration is only IO-
bound under strong latency hiding assumptions: should the arith-
metic operations not properly overlap with data-transfers, cycles
will be lost and the achieved effective bandwidth reduced. Hence, it
is unfortunate that cuBLAS only provides 64- and 128- way tiling
along the N dimension, as it precludes the launch of enough warps
to sustain high enough GPU occupancy (optimality is not a hard
requirement since the problem is ideally still IO-bound).
ISAAC cuBLAS
TFLOPS 3.73 2.56
ML 64 128
NL 32 64
KL 4 5
P 16 8
Shared Memory 12.25kB 12.25kB
Registers Count 72 120
Occupancy 17% 10%
L2 hit rate 32% 24%
The main problem of cuBLAS’s best kernel is that it assigns a large
number of (de facto counter-productive) threads to an unexisting
portion (64 ≤ N < 128) of the result matrix. This has two adverse
effects, which conjunctly explain the relatively bad performance
we observed:
(1) By using smaller tiling factors, ISAAC can decrease register/shared
memory pressure, resulting in higher occupancy and therefore
better latency hiding.
(2) When higher occupancy no longer translates to improved per-
formance, ISAAC (automatically) learns to use resources still
available to instead pre-fetch more data into shared memory
(i.e., larger U ), resulting in better cache-hit rate (i.e., higher
effective bandwidth).
Reduction-spltting is, as mentioned previously, an alternative way
to increase occupancy. Both ISAAC and cuBLAS use this method,
although cuBLAS uses KL = 1.
8.2 Kernel Selection
The previous section may have given the reader a sense of what
differentiates good from bad parameter values: (1) tile sizes should
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be small enough to guarantee high occupancy, but large enough
to retain opportunities for ILP; (2) reduction splitting can be lever-
aged to further improve latency hiding, at the cost of diminished
write bandwidth (via atomics) and/or additional shared memory
usage, and (3) the pre-fetching factor U can be increased to im-
prove effective bandwidth when higher occupancy is no longer
beneficial.
In order to better comprehend these trade-offs, Table 6 shows the
parameterization choices made by ISAAC for the aforementioned
problem sizes.
Problem Ms Ns ML NL U Ks KL KG
LINPACK (512) 2 8 32 32 8 1 1 1
LINPACK (2048) 8 8 64 64 8 1 1 1
DeepBench-F (16) 2 4 64 16 16 1 1 4
DeepBench-F (128) 4 4 64 32 8 1 1 2
DeepBench-B (16) 4 2 16 16 16 1 8 1
DeepBench-B (128) 4 4 64 64 8 1 1 4
ICA (32) 2 4 32 32 8 1 4 32
ICA (256) 4 4 32 64 8 1 1 8
LAPACK (896) 8 4 64 64 8 1 1 1
LAPACK (4096) 8 16 64 128 4 1 1 1
Table 6: Parameterization choices of ISAAC
ISAAC seems to properly learn to make sensible choices for all
cases considered: (1) it chooses smaller tiles for smaller problems,
(2) always split deep reductions problems (the proper trade-off is
found betweenKL > 1 increases resources usage andKG > 1which
decreases write bandwidth) and (3) decreases U appropriately to
save hardware resources when good cache efficiency is not very
important (see LAPACK).
8.3 Advantages of PTX
The first iteration of our software used CUDA-C and OpenCL for
code-generation, but it was deprecated as adding bounds-checking
resulted in a 15 − 20% performance loss. Switching to PTX reduced
this overhead to 2%. This is because modern NVIDIA hardware
implement a mechanism called “predication“: each instruction is
complemented with a binary mask that specifies which thread
should or should not be active. This mechanism, which does not
require any program counter modification and has virtually no
latency, is exposed in PTX but not in CUDA C.
9 CONCLUSIONS
In this paper, we have presented ISAAC, an open-source2 frame-
work for input-aware auto-tuning. Our tool relies on a versatile
code generator able to adapt a wide range of problem sizes. We
presented parameterization techniques for GEMM and CONV, used
a multi-layer perceptron to model their behavior, and showed that
features transformation was necessary to achieve proper conver-
gence. We demonstrated how this model could be used to perform
2https://github.com/ptillet/isaac
kernel selection at runtime, when input characteristics are fixed. Fi-
nally, we evaluated and analyzed the performance of our framework
on a large variety of practical problems, and observed up to 3x per-
formance gains over assembly-optimized vendor libraries.
Still, we see several possible directions of future work. While the
good performance of our system on square matrices suggests that
there is little room for improvement in our kernel generation mech-
anisms, our performance model relies on a series of rather basic
techniques. Data-generation could be improved using better gener-
ative modeling techniques (e.g., Markov random field), and more
efforts could be spent tuning our regression network. Another valu-
able addition to our framework would be a more flexible front-end
(possibly a Domain Specific Language) to allow its use on problems
beyond GEMM and CONV.
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